VerilogCSP
Jump to navigation
Jump to search
 | This article includes a list of general references, but it lacks sufficient corresponding inline citations. (May 2013) |
In integrated circuit design, VerilogCSP [1] is a set of macros added to Verilog HDL to support Communicating Sequential Processes (CSP) channel communications. These macros are intended to be used in designing digital asynchronous circuits. VerilogCSP also describes nonlinear pipelines and high-level channel timing properties, such as forward and backward latencies, minimum cycle time, and slack.
External links
[edit | edit source]References
[edit | edit source]- ^ Lua error in Module:Citation/CS1/Configuration at line 2172: attempt to index field '?' (a nil value).