Template
:
Programmable logic
From Wikipedia, the free encyclopedia
Jump to navigation
Jump to search
v
t
e
Programmable logic
Concepts
ASIC
SoC
FPGA
Logic block
CPLD
EPLD
PLA
PAL
GAL
PSoC
Reconfigurable computing
Xputer
Soft microprocessor
Circuit underutilization
High-level synthesis
Hardware acceleration
Hardware description languages
Verilog
A
AMS
VHDL
AMS
VITAL
SystemVerilog
DPI
SystemC
AHDL
Handel-C
Lola
PSL
UPF
PALASM
ABEL
CUPL
C to HDL
Flow to HDL
MyHDL
ELLA
Chisel
Companies
Accellera
Achronix
AMD
Aldec
Arm
Cadence
Infineon
Intel
Lattice
Microchip Technology
Nvidia
NXP
Siemens
Synopsys
Texas Instruments
Products
Hardware
iCE
Stratix
Virtex
Software
Intel Quartus Prime
Xilinx ISE
Vivado
ModelSim
VTR
Simulators
Intellectual
property
Proprietary
ARC
ARM Cortex-M
LEON
LatticeMico8
MicroBlaze
PicoBlaze
Nios
Nios II
Open-source
JOP
LatticeMico32
OpenCores
OpenRISC
1200
Power ISA
Libre-SOC
Microwatt
RISC-V
Category
:
Computing navigational boxes
Navigation menu
Personal tools
Not logged in
Talk
Contributions
Create account
Log in
Namespaces
Template
Talk
English
Views
Read
Edit source
View history
More
Search
Navigation
Main page
Contents
Current events
Random article
About Wikipedia
Contact us
sitesupport
Contribute
Help
Learn to edit
Community portal
Recent changes
Upload file
Special pages
Tools
What links here
Related changes
Printable version
Permanent link
Page information